



Inspiring Excellence

## BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-02: Analysis of the binary weighted and R-2R D/A converter

|       |          |
|-------|----------|
| Name: | Section: |
| ID:   | Group:   |

### Objectives

1. To construct binary weighted and R-2R D/A converter
2. Verifying that the digital signal is converted to a proportional analog signal

### Equipment and component list

#### *Equipment*


1. Digital Multimeter
2. DC power supply

#### *Component*

- Operational amplifier - UA741 - x1 piece
- Resistors -

- ❖ 10 K $\Omega$  - x1 piece
- ❖ 5 K $\Omega$  - x1 piece

- ❖ 2.5 K $\Omega$  - x1 piece
- ❖ 1.25 K $\Omega$  - x1 piece
- ❖ 1 K $\Omega$  - x1 piece






Figure 1: Binary Weighted D/A Converter

## **Task-01: Binary weighted D/A converter**

### **THEORY**

A three bit converter will have  $2^3 = 8$  input combinations. Consequently, the converter will show 8 different output analog voltage levels for 8 different input combinations.

#### **Case 1: (C, B, A) = (0, 0, 1)**

The voltage across  $R_1$  is 5V. So, the current through  $R_1$  is  $I_A = 0.5$  mA. Since the current into the op-amp input terminals are negligible, this 0.5 mA current will flow through the  $R_F$  resistance. Hence, the voltage across the resistance  $R_F$  is,  $V_{RF} = 0.5 \text{ mA} \times 1 \text{ K}\Omega = 0.5 \text{ V}$ . Consequently, the output voltage is -0.5V.

#### **Case 2: (C, B, A) = (0, 1, 0)**

The voltage across  $R_1/2$  is 5V. So, the current through  $R_1/2$  is  $I_B = 1$  mA. Since the current into the op-amp input terminals are negligible, this 1 mA current will flow through the  $R_F$  resistance. Hence, the voltage across the resistance  $R_F$  is,  $V_{RF} = 1 \text{ mA} \times 1 \text{ K}\Omega = 1 \text{ V}$ . Consequently, the output voltage is -1V.

#### **Case 3: (C, B, A) = (0, 1, 1)**

The voltage across  $R_1$  is 5V and the voltage across  $R_1/2$  is 5V. The current through  $R_1$  is  $I_A = 0.5$  mA and the current through  $R_1/2$  is  $I_B = 1$  mA. So, the total current through the resistance is 1.5 mA. Hence, the voltage across the resistance  $R_F$  is,  $V_{RF} = 1.5 \text{ mA} \times 1 \text{ K}\Omega = 1.5 \text{ V}$ . Consequently, the output voltage is -1.5V.

Similarly, we can calculate the output voltage for any other input combination. The relationship between the digital input values and the corresponding analog output levels is presented in the staircase plot in figure 2.

The output is a negative going staircase waveform with 7 steps of -0.5V each. In practice, due to the variations in the logic HIGH voltage levels, all the steps will not have the same size. The value of the feedback resistor  $R_F$  changes the size of the steps. Thus, a desired size for a step can be obtained by connecting an appropriate feedback resistor. The only condition to look out for is that the maximum and minimum output voltages should not go beyond the saturation levels of the op-amp.

We can find that the output voltage is defined by the expression:

$$V_O = \left( \frac{V_A}{R_1} + \frac{V_B \times 2}{R_1} + \frac{V_C \times 4}{R_1} \right) \times (-R_F) \quad (1)$$




Figure 2: Staircase plot of output vs input in binary weighted D/A converter.

The x-axis of the plot represents the digital input values expressed in binary form. The y-axis represents the analog output voltage levels generated by the DAC in response to these digital inputs. The staircase appearance of the plot reflects the quantization process inherent in DAC operation. Each step corresponds to a specific digital input value, resulting in a discrete change in the analog output. This quantization means that the output can only take on certain values. The height of each step in the staircase plot indicates the resolution or step size of the DAC. A higher resolution DAC will have smaller steps, allowing for finer adjustments in the analog output. Conversely, a DAC with lower resolution will have larger steps, resulting in a more abrupt change in output for each increment in digital input. To find the resolution, one just needs to find the change in output analog voltage for one LSB change in digital input. As this DAC circuit is fundamentally an inverting summing amplifier, the output is negative, and decreases as we increase the digital input. This is the result of the inverting nature of this configuration.

## Task-02: R/2R Ladder D/A converter

### THEORY




Figure 3: R2R Ladder D/A Converter

A digital to analog converter with R and 2R resistors is shown in figure 2.

As in the binary- weighted resistors converter, the binary inputs are simulated by the switches A-C and the output is proportional to the binary inputs. Binary inputs can be either in the HIGH (+5V) or LOW (0V) state.

The circuit can be solved using thevenin theorem. We will obtain an output vs input plot similar to that in figure 3 for this converter as well. We can find that the output voltage is defined by the expression:

$$V_O = \frac{1}{4} (V_A + 2V_B + 4V_C) \times \left(-\frac{R_F}{R_2}\right) \quad (2)$$

### Procedure:

1. Construct the circuits on a breadboard. Supply +8V and -8V to the op amp.
2. Consider the **HIGH** input to be **5V** and the **LOW** input to be **0V**.
3. Use a multimeter to measure the output voltage for different input combinations.  
This output voltage is the 'analog' output signal. Fill up tables 1 and 2.

### Precautions:

1. For the digital inputs, do not use the switches from the trainer board. The DAC might not work properly due to the current limit of the switches. You can use the 5V source of the trainer board or use DC power supply. If you are using multiple power supplies (trainer board and DC power supply simultaneously), make sure to connect the grounds of each individual supply.
2. For the op amp supply voltage, use the +8V and -8V from the trainer board (top left). Make sure to adjust the knobs to get the desired voltages.
3. Use a minimal number of wires. Unnecessary wiring increases the probability of errors.

4. Build the circuit similar to the layout of the given circuit diagram, such that debugging is easier if anything goes wrong.

### **Data Table 1**

In all the data tables, write the input combinations in ascending order.

| SL | $V_C$ (V) | $V_B$ (V) | $V_A$ (V) | $V_Y$ (V) |
|----|-----------|-----------|-----------|-----------|
| 0  |           |           |           |           |
| 1  |           |           |           |           |
| 2  |           |           |           |           |
| 3  |           |           |           |           |
| 4  |           |           |           |           |
| 5  |           |           |           |           |
| 6  |           |           |           |           |
| 7  |           |           |           |           |

Table 1: Table for binary-weighted D/A converter

### **Lab Task-01:**

- a. Find the resolution of the Binary Weighted D/A converter.

|                     |  |
|---------------------|--|
| Binary Weighted DAC |  |
|---------------------|--|

- b. For the Binary Weighted D/A converter, change the value of  $R_F$  (feedback resistance) to  $0.5 \times R_F$  and then to  $2 \times R_F$ . For each case, measure output voltage for any two consecutive input combinations ( e.g. 001, 010) ( $V_{o1}$  &  $V_{o2}$ ) and calculate the step sizes. Does the effect on step size match with the theory?

|                  | Binary Weighted DAC |          |                            |
|------------------|---------------------|----------|----------------------------|
|                  | $V_{o1}$            | $V_{o2}$ | $\Delta = V_{o1} - V_{o2}$ |
| $0.5 \times R_F$ |                     |          |                            |
| $2 \times R_F$   |                     |          |                            |

**Data Table 2**

| SL | $V_C$ (V) | $V_B$ (V) | $V_A$ (V) | $V_Y$ (V) |
|----|-----------|-----------|-----------|-----------|
| 0  |           |           |           |           |
| 1  |           |           |           |           |
| 2  |           |           |           |           |
| 3  |           |           |           |           |
| 4  |           |           |           |           |
| 5  |           |           |           |           |
| 6  |           |           |           |           |
| 7  |           |           |           |           |

Table 2: Table for R/2R ladder D/A converter

## **Lab Task-02:**

- a. Find the resolution of the R/2R ladder D/A converter.

|                 |  |
|-----------------|--|
| R/2R ladder DAC |  |
|-----------------|--|

- b. For the R/2R ladder D/A converter, change the value of  $R_F$  (feedback resistance) to  $0.5 \times R_F$  and then to  $2 \times R_F$ . For each case, measure output voltage for any two consecutive input combinations (e.g. 001, 010) ( $V_{o1}$  &  $V_{o2}$ ) and calculate the step sizes. Does the effect on step size match with the theory?

|                  | R/2R ladder DAC |          |                            |
|------------------|-----------------|----------|----------------------------|
|                  | $V_{o1}$        | $V_{o2}$ | $\Delta = V_{o1} - V_{o2}$ |
| $0.5 \times R_F$ |                 |          |                            |
| $2 \times R_F$   |                 |          |                            |

---

*Signature*

## **Report**

Please answer the following questions briefly in the given space.

1. How can you get output lower than -15 V in the above D/A converter?

Ans.

2. Briefly discuss which of the two converters is better in a practical scenario.

Ans.

3. Write a discussion and include the following: your overall experience, accuracy of the measured data, difficulties experienced, and your thoughts on those.

Ans.

4. Plot the results obtained in table 1 and 2 in the given graph papers. Keep the serial no of inputs in the horizontal axis and the output voltages in the vertical axis.

